Serial No.: 09/810,499

Docket No.: 100353-00049

## IN THE CLAIMS:

Claim 1 (Canceled)

Claim 2 (Canceled)

Claim 3 (Canceled)



Claim 4 (**Previously Presented**) A semiconductor memory device, configrising: a plurality of input/output terminals:

a memory cell array which are divided into blocks respectively corresponding to said input/output terminals such that only one of the blocks corresponds to a given one of said input/output terminals;

sense amplifiers, which are connected to the blocks at a side thereof, and amplify data of said memory cell array;

switches which are respectively connected to said sense amplifiers; and signal lines, which connect said sense amplifiers to a corresponding one of said input/output terminals via the switches, wherein said memory cell array includes flash memory cells, wherein data of said memory cell array is erased by one unit of erasure, wherein more than one but not all of said blocks are put together to form the unit of erasure.

Claim 5 (Canceled)

Claim 6 (Canceled)

NAKAGAWA, et al.

Serial No.: 09/810,499

Docket No.: 100353-00049

Claim 7 (Previously Presented) A semiconductor memory device which allows

data of a plurality of pages to be read from a memory cell array and stored in sense

amplifiers, and allows data of a selected page to be read from the sense amplifiers and

output to an exterior of said semiconductor memory device, comprising:

memory cell areas storing data to be input from and output to one common

input/output terminal, said memory cell areas respectively corresponding to the plurality

of pages and provided adjacent to each other, wherein the sense amplifiers

corresponding to said memory cell areas are arranged adjacent to each other; and

signal lines which connect the sense amplifiers corresponding to said memory cell

areas to the common input/output terminal, wherein the memory cell array includes flash

memory cells, wherein data of said memory cell array is erased by one unit of erasure,

wherein the unit of erasure is formed by putting together the memory cell areas for more

than one but not all of input/output terminals.

Claim 8 (Canceled)

Claim 9 (Canceled)

Claim 10 (Withdrawn) A semiconductor memory device, comprising:

an electrically rewritable nonvolatile memory cell array which include a plurality of

I/O portions, which are grouped into a plurality of I/O sets;

word lines provided separately for respective ones of the I/O sets; and

3

NAKAGAWA, et al.

Serial No.: 09/810,499

Docket No.: 100353-00049

word-line drivers provided separately for the respective ones of the I/O sets, wherein the word lines are activated in all the I/O sets during a read operation, and are activated in at least one but not all of the I/O sets during a write operation.

Claim 11 (**Withdrawn**) The semiconductor memory device as claimed in claim 10, wherein the I/O sets are programmed one after another until all the I/O sets are programmed.

Claim 12 (**Withdrawn**) The semiconductor memory device as claimed in claim 12, further comprising a write control circuit, which controls a sequence of programming the I/O sets one after another.

Claim 13 (**Previously Presented**) The semiconductor memory device as claimed in claim 4, wherein each said unit of erasure is provided with a dedicated word-line driver.

Claim 14 (**Previously Presented**) The semiconductor memory device as claimed in claim 13, wherein voltages necessary for erasure operation are generated by pump circuits, and said unit of erasure has a size commensurate with the capacity of the pump circuits.

4

NAKAGAWA, et al.

Serial No.: 09/810,499

Docket No.: 100353-00049

Claim 15 (**Previously Presented**) The semiconductor memory device as claimed in claim 7, wherein each said unit of erasure is provided with a dedicated word-line driver.

Claim 16 (**Previously Presented**) The semiconductor memory device as claimed in claim 15, wherein voltages necessary for erasure operation are generated by pump circuits, and said unit of erasure has a size commensurate with the capacity of the pump circuits.